### American Journal of Engineering Research (AJER) 2019 **American Journal of Engineering Research (AJER)** E-ISSN: 2320-0847 p-ISSN: 2320-0936 Volume-8, Issue-2, pp-141-148 www.ajer.org **Open Access Research** Paper

# **Balanced and Unbalanced Input Voltage Harmonic Reduction in** the Distribution Network Using Space Vector Pulse Width **Modulation**

S.A. Akintade<sup>1</sup>\*, Y. Jibril<sup>1</sup>, A.S. Abubakar<sup>1</sup>

<sup>1</sup>Department of Electrical Engineering, Ahmadu Bello University, Zaria, Nigeria Corresponding Author: S.A. Akintade

ABSTRACT: Harmonic reduction caused by balanced and unbalanced input voltage in the distribution network was considered in this work. Space Vector Pulse Width Modulation (SVPWM) was adopted as switching signal generation. The algorithm of the developed SVPWM was written with Matlab codes in Matlab function block for Switching signal calculation rather than assembling various Matlab blocks to improve the simulation time and response time. Under balanced input voltage condition, the developed SVPWM achieved a reduction of THD of 0.91% as compared to 25.60% prior to compensation on inductive loads. In addition, the developed SVPWM model was compared with and without compensation under unbalanced input voltage and the result shows that the developed SVPWM achieved reduction in THD of 1.74% as compared to 26.68% after and before compensation. The developed SVPWM model was also compared with SPWM under balanced and unbalanced input voltage condition. The results show that SVPWM performed better than SPWM. All the results obtained are within IEEE 519 harmonics standard (i.e. THD less than 5%) with inductive loads under balanced and unbalanced voltage.

KEYWORDS: Harmonics; SVPWM; Unbalanced input Voltage; Inductive Loads

Date of Submission: 03-02-2019

#### **INTRODUCTION** I.

The quality of supply voltage has been given a significant attention in recent time. Unbalanced input voltage in the electrical distribution network is one of the power system disturbances that pose a threat to power quality in power system engineering [1]. Voltages imbalanced are when the utility supply in the three-phase distribution system are not the same. The most common causes of unbalanced input voltages are imbalanced utility supply; tap settings of transformer tap not the same, loads unequal e.t.c [9]. This unbalanced input voltage increases the total harmonics distortion in the distribution and also degrades the power quality of supply [3]. The longetivity of electrical machines, electrical equipment and household electrical appliances are diminished which leads to significant economic losses in term of revenue [4].

The conventional harmonic reduction is a passive power filter and easy way to reduce the harmonic current. However, the capability of Passive power filter to remove all the harmonic distortion at the point of coupling (PCC) is limited. Some of the setbacks are bulkiness and frequency resonance with the grid inductance, therefore increases the harmonics distortion [19][6].

In recent times Active Power Filters (APF) was introduced and accepted as one of the most common compensation method. APF makes use of power electronics device to control the switching states of the inverters for harmonic cancellation at PCC so that harmonics free load current is supply to the consumers at PCC [5]. The strategies use to obtain the reference signal, method for switching signal generation and inverter DC voltage determine the effectiveness of shunt active power filter (SAPF) [9].

Synchronous Reference Frame (SRF) theory widely used for reference signal generation owing to its directness, accuracy and flexibility when compared to other methods [1].

Space Vector Pulse Width Modulation (SVPWM) is known for its complexity and higher with rigorous mathematical calculation for switching signal generation [10].

This work presents balanced and unbalanced input voltage reduction in harmonic in the distribution system. Synchronous reference frame is used for reference signal generation. Space Vector Pulse Width

www.ajer.org

Date of acceptance: 19-02-2019

Modulation (SVPWM) is used for switching pulse generation. The paper is arranged as follows: section one introduce the concept of the work, section two details the mathematical model of the developed model. Section three explains the design procedure and implementation, while section four present the results and discussed of the obtained results and section five details the conclusion of the work.

### II. SHUNT ACTIVE POWER FILTER (SAPF)

The goal of SAPF is to reduce harmonic current and to improve the power factor that is caused by consumption of reactive power in the power supply [24]. The shunt active power filter works by feeding the exert harmonics current extracted in the opposing direction to the grid at PCC. The achievement of active power filter hinged on the method used to generate reference current and the switching method used to control the inverter legs [8]. The block diagram of SAPF is shown in Figures 1.



Figure 1: Block diagram of a SAPF [2]

#### A. Synchronous Reference Frame (d-q)

The d-q theory transforms three phase voltage and current in a-b-c quantities into d-q in dc quantities [11]. It transforms from a-b-c to  $(\alpha-\beta)$  using Clark transformation equation and then transform from  $(\alpha-\beta)$  to (d-q-0) using park transformation equation [12].

$$\begin{bmatrix} i_{d} \\ i_{q} \\ i_{0} \end{bmatrix} = \sqrt{\frac{2}{3}} \begin{bmatrix} \cos\theta & \cos(\theta - 2\pi/3) & \cos(\theta + 2\pi/3) \\ -\sin\theta & -\sin(\theta - 2\pi/3) & -\sin(\theta + 2\pi/3) \\ 1/\sqrt{2} & 1/\sqrt{2} & 1/\sqrt{2} \end{bmatrix} \begin{bmatrix} i_{a} \\ i_{b} \\ i_{c} \end{bmatrix}$$
(1)

B. Concept of Space Vector Pulse WidthModulation

Space vector pulse width modulation consists of six actives sector and two non-actives sector with reference voltage vector  $\vec{V}_{ref}$  which moves round the states vector.

The diagram of a three-phase bridge inverter is shown in the Figure 3. The upper transistors  $S_1$ ,  $S_3$  and  $S_5$  determine the current output voltage [13].



Figure 3: Inverter Block Diagram (Phuong, 2012)

2019

Figure 4 below shown the eight switching configuration of a three-phase inverter.



Figure 4: Inverter Legs States [23]

The line-to-line voltage vector  $[V_{a-b}, V_{b-c}, V_{c-a}]$  is given as follows [21].

$$\begin{bmatrix} \mathbf{V}_{a-b} \\ \mathbf{V}_{b-c} \\ \mathbf{V}_{c-a} \end{bmatrix} = \mathbf{V}_{d-c} \begin{bmatrix} 1 & -1 & 0 \\ 0 & 1 & -1 \\ -1 & 0 & 1 \end{bmatrix} \begin{bmatrix} a \\ b \\ c \end{bmatrix}$$
(2)

Also, the phase voltage vector  $[V_{a-n}, V_{b-n}, V_{c-n}]$  can be expressed as follows [21].

$V_{a-n}$	V	2	-1	-1][a]	
V <sub>b-n</sub>	$=\frac{\mathbf{v}_{d-c}}{2}$	-1	2	-1 b	(3)
V <sub>c-n</sub>	5	1	-1	2 ∐ c 」	

#### **III SYSTEM DESIGN AND MODELLING**

#### A. Choosing of DC Voltage Value

The minimum value of Vdc was calculated using equation 4 [20].

$$V_{d-c} \ge \sqrt{3}V pmax$$
 (4)

Vpmax = 400V

The required minimum of  $V_{dc}$  was calculated to be 693V. Therefore, 700V was chosen.

#### **B.** Choosing of Coupling Inductor Value

The minimum value of interfacing inductor was calculated using equation 5

$$Lc \ge \frac{V_{d-c}}{12 fwI_{cmax}}$$

The converter maximum ripple current = 10AVdc = 693V (for modulation index = 1.7) Switching frequency = 20 KHz. The minimum value of L<sub>c</sub> was calculated to be 2.88mH. Therefore, 3mH was chosen.

#### C. Choosing of DC Capacitor Value

The minimum value of DC capacitor was calculated using equation 6

$$c_{d\text{-}c} = \frac{S.f.T}{2kV_{d\text{-}c}^2}$$

The allowable compensator power transfer, S is 20kVA Number of cycle, f = 0.5 (i.e half cycle) Period, T for one complete cycle is 0.02S Change in Vdc of 10% (i.e. k = 0.1)

www.ajer.org

(6)

(5)

Vdc = 693V (for modulation index = 1.7)

The minimum capacity of Cdc was calculated to be  $2082\mu F$ . Therefore,  $3000\mu F$  was chosen.

D. Shunt Active Power Filter modeling in d-q

The SRF method is implemented by transforming the three-phase source  $V_a$ ,  $V_b$  and  $V_c$  and load current  $\dot{i}_a$ ,  $\dot{i}_b$ 

, and  $\dot{i}_c$  into the three-phase (d-q-0) synchronous reference frame in dc quantities as expressed as follows [15].

$$L_{c} \frac{d\mathbf{i}_{cd}}{dt} = \mathbf{V}_{cd} - \mathbf{V}_{id} - \mathbf{R}_{c} \mathbf{i}_{cd} - L_{c} \omega \mathbf{i}_{cq}$$

$$I_{c} \frac{d\mathbf{i}_{cq}}{dt} = \mathbf{V}_{cd} - \mathbf{V}_{cd} - \mathbf{R}_{c} \mathbf{i}_{cd} + \mathbf{L}_{c} \omega \mathbf{i}_{cq}$$
(7)

 $L_{c} - \frac{c_{q}}{dt} = V_{cq} - V_{iq} - R_{c}i_{cq} + L_{c}\omega i_{cd}$ E. Design of Space Vector Pulse Width Modulation (SVPWM)

Space vector pulse width modulation can be implemented by the following steps [16]

(i) Calculation of  $U_{\rm d}$ ,  $U_{\rm g}$ ,  $U_{\rm r}$  and angle  $\theta$ 

(ii) Calculation of Time Duration  $T_{d0}$ ,  $T_{d1}$  and  $T_{d2}$ 

(iii) Transistors Switching Time Calculation

F. Calculation of  $U_{
m d}$  ,  $U_{
m g}$  ,  $U_{
m r}$  and Angle heta

Calculation of  $U_d$ ,  $U_q$ ,  $U_r$  and angle  $\theta$  is carried out with the following equations as follow [16]. Direct voltage equation and quadrature voltage equation can be written as follows:

$$U_{\rm d} = U_{\rm a-n} - U_{\rm b-n}\cos 60 - U_{\rm c-n}\cos 60 \tag{9}$$

$$U_{\rm q} = 0 + U_{\rm b-n}\cos 30 - U_{\rm c-n}\cos 30 \tag{10}$$

The reference voltage equation and alpha angle are writing as follows:

$$\left|U_{\rm r}\right| = \sqrt{U_{\alpha}^2 + U_{\beta}^2} \tag{11}$$

$$\theta = \tan^{-1} \left( \frac{U_{\alpha}}{U_{\beta}} \right) \tag{12}$$

Where,

heta is the angle between reference voltage and alpha voltage

G. Calculation of Time Duration  $T_{d0}$ ,  $T_{d1}$  and  $T_{d2}$ 

The time of switching  $T_{d0}$ ,  $T_{d1}$  and  $T_{d2}$  at any sector can also be achieved with the following equations as follow [17][18].

$$T_{d1} = \frac{\sqrt{3}T_d \left| U_r \right|}{V_{d-c}} (\sin \frac{x}{3} \pi \cos \theta - \cos \frac{x}{3} \pi \sin \theta)$$

$$T_{d2} = \frac{\sqrt{3}T_d \left| \overline{U}_r \right|}{V_d} (\sin(\theta - \frac{x-1}{2} \pi))$$
(13)

$$T_{d0} = T_d - T_{d1} - T_{d2}$$
(14)  
(15)

Where,

 $T_d$  is the total time duration,  $T_{d1}$  and  $T_{d2}$  are boundary sector switching time duration,  $T_{d0}$  is the time duration at zero sector and x = (1 to 6).

(8)

H. Transistors Switching Time Calculation

Transistors switching time at each sector is computed in Table 2 [22][25].

Sector	Switches S1, S3, S5	Switches S4, S6, S2
1	$S1 = T_{d1} + T_{d2} + T_{d0}/2$ $S3 = T_{d2} + T_{d}/2$ $S5 = T_{d0}/2$	$\begin{array}{l} S4=T_{d0}/2\\ S6=T_{d1}+T_{d0}/2\\ S1=T_{d1}+T_{d2}+T_{d0}/2 \end{array}$
2	$\begin{array}{l} S1 = T_{d1} + T_{d0}/2 \\ S3 = T_{d1} + T_{d2} + T_{d0}/2 \\ S5 = T_{d0}/2 \end{array}$	$\begin{array}{l} S4= \ T_{d2}+T_{d}/2 \\ S6= \ T_{d0}/2 \\ S1= \ T_{d1}+T_{d2}+T_{d0}/2 \end{array}$
3	$S1 = T_{d0}/2$ $S3 = T_{d1} + T_{d2} + T_{d0}/2$ $S5 = T_{d2} + T_{d}/2$	$S4=T_{d1}+T_{d2}+T_{d0}/2$ S6 = T <sub>d0</sub> /2 S1 = T <sub>d1</sub> + T <sub>d0</sub> /2
4	$S1 = T_{d0}/2$ $S3 = T_{d1} + T_{d0}/2$ $S5 = T_{d1} + T_{d2} + T_{d0}/2$	$S4=T_{d1} + T_{d2} + T_{d0}/2$ S6 = T_{d2} + T_{d}/2 S1 = T_{d0}/2
5	$S1 = T_{d2} + T_{d}/2$ $S3 = T_{d0}/2$ $S5 = T_{d1} + T_{d2} + T_{d0}/2$	$\begin{array}{l} S4= \ T_{d1} + T_{d0}/2 \\ S6= \ T_{d1} + T_{d2} + T_{d0}/2 \\ S1= \ T_{d0}/2 \end{array}$
6	$S1 = T_{d2} + T_{d}/2$ $S3 = T_{d0}/2$ $S5 = T_{d1} + T_{d0}/2$	$\begin{array}{l} S4= \ T_{d0}/2 \\ S6= T_{d1}+T_{d2}+T_{d0}/2 \\ S1= T_{d2}+T_{d}/2 \end{array}$

 Table 2: Transistors Switching Time Calculation at Each Sector

### III. RESULTS AND DISCUSSION

A. Waveform of the Developed Model with Balanced Input Voltage

Figure 8 shows the Waveforms prior to compensation and Figure 9 shows the waveforms after compensation with the developed model. The waveforms of the developed model show that, the source current (Is) is now an ideal sinusoidal and rotates with the same angle with input voltage (Vs) when compared with the waveform in Figure 8.



Figure 8: Waveforms prior to compensation Figure 9: Waveforms after compensation with developed SVPWM

B. Analysis of Developed Model with Balanced Input Voltage

Figure 10 shows the Fast Fourier Transformation (FFT) analysis of source current prior to compensation and Figure 11 shows the FFT analysis of source current after compensation. The developed model achieved a significant 0.91% reduction in THD when compared to 25.60% prior to compensation and better performance than 1.13% of SPWM in Figure 12.



Figure 10: FFT Analysis prior to Compensation

Figure 11: FFT Analysis with developed SVPWM



Figure 12: FFT Analysis with SPWM

### C. WAVEFORM OF THE DEVELOPED MODEL WITH UNBALANCED INPUT VOLTAGE VOLTAGE

The developed model was tested with unbalanced input voltage of  $V_A = 200V$ ,  $V_B = 210V$ ,  $V_C = 220V$ .

Figure 13 shows the Waveforms prior to compensation and Figure 14 shows the waveforms after compensation with the developed model. The waveforms of the developed model show that, the source current (Is) is now an ideal sinusoidal and rotates with the same angle with input voltage (Vs) when compared with the waveform in Figure 13.



Figure 13: Waveforms prior to compensation Figure 14: Waveforms after compensation with developed SVPWM

www.ajer.org

2019

D. FFT ANALYSIS OF DEVELOPED MODEL WITH UNBALANCED INPUT VOLTAGE

Figure 15 shows the Fast Fourier Transformation (FFT) analysis of source current prior to compensation and Figure 16 shows the FFT analysis of load current after compensation. The developed model achieved a significant 1.74% reduction in THD when compared to 26.68% prior to compensation and better performance than 1.85% of SPWM in Figure 17



Figure 15: FFT Analysis prior to Compensation

Figure 16: FFT Analysis with developed SVPWM



Figure 17: FFT Analysis after Compensation with SPWM

	Control	THD	THDs with SAPF	
Voltage	Strateg y	without SAPF	SVPW M	SPWM
Balance d	SRF	25. <b>6</b> 0	0.91	1.13
Unbalan ced	SRF	26.68	1.74	1.85

**TABLE 2**: RESULTS SUMMARY

### **IV. CONCLUSION**

The developed model was tested for both balanced and unbalanced sinusoidal input voltage. FFT analysis shows that harmonic has been reduction from 25.60 % to 0.91 % (THD) for balanced input voltage and 26.68% to 1.74% for unbalanced input voltage using SVPWM. SPWM also reduced harmonic from 25.60% to 1.13% under balanced input voltage and 26.68% to 1.85% under unbalanced input voltage. The results show that the developed model performed better than SPWM.

#### REFERENCES

- Abhijit, A. I. and Kompelli, S. (2016). Harmonics Reduction With Id-Id Control Strategy Using Fuzzy Logic Controller Based Three-Phase Shunt Active Power Filter (SAPF). International Journal of Research Publications in Engineering and Technology, (2)5, 10-15.
- [2]. Abdeldjabbar, M. K. & Tayeb, A. (2017). Adaptive Hysteresis Band Based Fuzzy Controlled Shunt Active Power Filter. Paper Presented at International Symposium on Industrial Engineering and Operations Management (IEOM), Bristol, U.K., IEEE Conference, 718-726.
- [3]. Suresh, M. & Anup, K. P. (2011). Id-Iq Control Strategies for Mitigation of Current Harmonics with Fuzzy Logic Controller using Matlab/Simulation and RTDS Hardware. Intelligent Control and Automation, 2, 371-382.
- [4]. Suleiman, M., Mohd, A. M., Hashim, H., Noor, I. A., Yap, H. & Mohammad, A. A. (2017). Modified Synchronous Reference Frame (SRF) Based Shunt Active Power Filter (SAPF) With Fuzzy Logic Pulse Width Modulation (FLC-PWM) Inverter. Energies 2017 Journal, 10(785), 1-17.
- [5]. Akash, N. B. & Mukund, R. S. (2015). Performance Analysis Of Active Power Filter (SAPF) With Different Switching Generation Techniques. International Journal of Science and Research (IJSR), (4)4, 331-336.
- [6]. Varaprasad, O. & Siva, D.V. (2014). An Improved SVPWM Based Shunt Active Power Filter (SAPF) for Compensation of Power Harmonics. IEEE Transacts, 571-575.
- [7]. Venkata, B. S., Mahesh, B. B., Ravi, L. S. & Tulasiram, S. S. (2014). Design of Shunt Active Power Filter (SAPF) for Improvement of Power Quality with Artificial Intelligence Techniques. International Journal of Advance Research in Electrical, Electronics and Instrumentation Engineering, 3(8), 11304-11314.
- [8]. Chelli, Z., Toufouti, R., Omeiri, A. & Saad, S. (2015). Hysteresis Control for Shunt Active Power Filter (SAPF) Under Unbalance and Three-Phase Load Condition. Journal of Electrical and Computer Engineering, 2015, 1-10.
- [9]. Chennia, T. H., Yang, C. H., Hsieh, T. Y (2014). Case Studies of the Impact of Voltage Imbalance on Power Distribution Systems and Equipment. Proceedings of the 8th WSEAS International Conference on Applied Computer and Applied Computational Science. 461-465.
- [10]. Phuong, H. T. (2012). Matlab/Simulink Implementation and Analysis of Three Pulse-Width-Modulation (PWM) Techniques. M.Sc Thesis, Boise State University.
- [11]. Balasubramaniam, P. M., Prabha, S. U., Chennai, T. N. & Sathyamangalam, T. N. (2014). A Practical Approach to Harmonics Compensation in Electrical Power Systems Using Shunt Active Power Filter (SAPF). International Journal of Soft Computing, 9(3), 160-168.
- [12]. Hemachandran, K., Nishanth, P., Justus, B. R. & Darly, S. S. (2015). Method of Improving Power Quality Using FPGA with SAPF in Power Systems. SSRG International Journal of Electrical and Electronics Engineering (SSRG-IJEEE), 2(10), 8-10.
- [13]. Kumar, V. E., Arvind, A. B. & Nilesh, M. C. (2015). Self Tuning Filter Method for Real Time Control of Three-Phase Shunt Active Power Filter (SAPF). International Journal of Engineering Researches and Management Studies, 2(2), 1-6.
- [14]. Kumar, P. (2015). Harmonics Elimination and Power Factor Correction Using Space Vector Modulation (SVM). Asian Journal of Current Engineering and Maths, 4(6), 83-87.
- [15]. Mohammed, K. (2012). Investigation Of Shunt Active Power Filter For Power Quality Improvement. M.Sc Thesis, Near East University.
- [16]. Jin-Woo, J. (2005). Project Number Two Space Vector Pwm Inverter. Ph.D Project, Mechatronic Systems Laboratory Department of Electrical And Computer Engineering. The Ohio State University.
- [17]. Tej, K. R. & Ruchi, P. (2014). Space Vector Modulation and Maximum Power Tracking Control on Photovoltaic Power Generation System. Paper presented at 11th IRF International Conference, Pone, India, 59-63.
- [18]. Rahul, K. G. (2014). Implementation of Shunt Active Power Filter (SAPF) Algorithms. B.Tech. Thesis, Department of Electrical Engineering, National Institute of Technology, Rourkela.
- [19]. Sindhu, M. R., Manjula, G. N. & Nambiar, T.N. (2015). Three-Phase Tuned Shunt Hybrid Filter for Harmonic and Reactive Power Compensation. Elservier Procedia Technology 21, 482-489.
- [20]. Shafiuzzaman, K. K., Basu, M. & Conlon, M. F. (2014). Harmonic Power Compensation Capacity of Shunt APF and its Relationship to Design Parameters. IET Power Electronics, 7(2), 418 – 430.
- [21]. Irfan, A., Virendra, S. & Pradeep, C. (2016). Control Techniques for Active Power Filter for Harmonic Elimination and Power Quality Improvement. International Journal of Electrical, Electronics and Data Communication, 4, (10), 25-36.
- [22]. Dev, K. T. (2015). Power Quality Improvement Using DVR. M.Sc Thesis, Department of Electrical Engineering, National Institute of Technology, Rourkela.
- [23]. Priyanka, S. S & Shruti, G. (2017). Implementation of shunt active power filter with comparative study of SPWM and SVPWM technique for reduction of THD. International. Journal of Engineering Research and Application, 7(9), 42-47.
- [24]. Nalini, C. K., Subhransu, S. D. & Prema, S. L (2011). A Few Aspects of Power Quality Improvement Using Shunt Active Power Filter. International Journal of Scientific & Engineering Research, 2(5), 1-11.
- [25]. Zulkifilie, B. I., Hossain, M. L., Bugis, I. B., Mahadi, N. M. N., Ahmad S. A, (2014). Simulation Investigation of SPWM, THIPWM and SVPWM Techniques for Three Phase Voltage Source Inverter. International Journal of Power Electronics and Drive System. Vol.10(10).

S.A. Akintade" Balanced and Unbalanced Input Voltage Harmonic Reduction in the Distribution Network Using Space Vector Pulse Width Modulation" American Journal of Engineering Research (AJER), vol.8, no.02, 2019, pp.141-148

www.ajer.org

2019